Please use this identifier to cite or link to this item:
|Title:||A 1 GHz CMOS analog equalizer for perpendicular magnetic recording|
King Mongkut's Institute of Technology Ladkrabang
|Citation:||IEEE Region 10 Annual International Conference, Proceedings/TENCON. (2010), 1521-1524|
|Abstract:||This paper describes the design of a CMOS analog discrete-time equalizer for perpendicular magnetic recording (PMR) read channel. In this design the structure of analog FIR filter that places rotating switch matrix between DAC and multiplier has been proposed. It reduces an accumulative switching error in analog samples due to rotating switch matrix. A 7-tap filter circuit based on GPR2 target was designed and simulated using TSMC 0.18 μm CMOS process parameters. Simulation results show good agreement with the results of the system level simulation. At 1 GHz sampling frequency the equalizer dissipates 1.5 mW. ©2010 IEEE.|
|Appears in Collections:||Scopus 2006-2010|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.