Publication: Monte Carlo simulations of strained Si/SiGe-OI nMOSFETs
Issued Date
2006-11-14
Resource Type
Other identifier(s)
2-s2.0-33750845306
Rights
Mahidol University
Rights Holder(s)
SCOPUS
Bibliographic Citation
NanoSingapore 2006: IEEE Conference on Emerging Technologies - Nanoelectronics - Proceedings. Vol.2006, (2006), 438-441
Suggested Citation
A. Yangthaisong, T. Osotchan Monte Carlo simulations of strained Si/SiGe-OI nMOSFETs. NanoSingapore 2006: IEEE Conference on Emerging Technologies - Nanoelectronics - Proceedings. Vol.2006, (2006), 438-441. doi:10.1109/NANOEL.2006.1609766 Retrieved from: https://repository.li.mahidol.ac.th/handle/20.500.14594/23236
Research Projects
Organizational Units
Authors
Journal Issue
Thesis
Title
Monte Carlo simulations of strained Si/SiGe-OI nMOSFETs
Author(s)
Other Contributor(s)
Abstract
The motivation for research into n-type strained-Si/SiGe-on-insulator metal-oxide field effect transistors (SiGe-OI MOSFETs) is to take advantage of both the enhancement of electron transport properties due to strain and the mass production of advanced CMOS technology. Two dimensional self-consistent ensemble Monte Carlo simulation has been used to provide a description of the steady and transient charge transport in a strained-Si/SiGe-OI nMOSFET with 55 nm gate length. The simulated device is similar to that investigate experimentally by the IBM group. The simulation provides information on the microscopic details of the carrier behavior, including carrier velocity, kinetic energy, and carrier density, as a function of position in the device. Detailed time-dependent voltage signal analysis has been carried out to test the device response and derive the frequency bandwidth, which has been compared with the result of an identical analysis performed on a conventional planar geometry silicon-on-insulator (SOI) nMOSFET of similar dimensions and doping. A sine voltage pulse is applied to the gate and the resulting drain current and gate currents used to calculate the current gain as a function of frequency. Figure 5 shows that the current gain of Si/SGOI MOSFET could have an intrinsic cut-off frequency approaching 200 = 10 GHz, a 50 % improvement over the unstrained device. © 2006 IEEE.